

WHAT IS CLAIMED IS:

1 1. An integrated circuit, comprising:
2 a semiconductor substrate including semiconductor devices;
3 a first wiring layer having an associated thickness being located over the substrate and
4 having interconnect wire embedded therein;
5 a second wiring layer having an associated thickness being located on the first wiring
6 layer and having interconnect wire embedded therein; and
7 a capacitor having a first metal-based charge-storage electrode, a second metal-based
8 charge-storage electrode, and a dielectric layer interposed between the charge-storage electrodes,
9 the charge-storage electrodes extending through the thickness of the second wiring layer and at
10 least part of the first wiring layer.

1 2. The circuit of claim 1, wherein the dielectric layer comprises one of Ta₂O₅,
2 BaSrTiO₄, Al₂O₃, ZrO₂, and HfO₂.

1 3. The circuit of claim 1, wherein
2 a first region of the substrate includes dynamic random access memory cells;
3 a second region of the substrate includes logic circuits and is physically separate from the
4 first region; and
5 the capacitor is located in a portion of the wiring layers located over the first region of the
6 substrate.

1 4. The circuit of claim 3, wherein the capacitor is a functional portion of one of the
2 random access memory cells.

1 5. The circuit of claim 1, further comprising:
2 a third wiring layer being located on the second wiring layer and having metal-based
3 interconnect wire embedded therein, the first charge-storage electrode of the capacitor being in
4 physical contact with a portion of the interconnect wire of the third layer.

1 6. The circuit of claim 1, further comprising:

2 a tungsten plug being located between the second charge-storage electrode and a portion
3 of the substrate.

1 7. The circuit of claim 1, wherein at least one of the wiring layers is a dual
2 damascene wiring layer.

1 8. The circuit of claim 1, further comprising:
2 a transistor located on the substrate; and
3 a metal plug electrically connecting the second charge-storage electrode to one of a
4 source and a drain of the transistor.

1 9. A process for forming an integrated circuit, comprising:
2 providing a semiconductor substrate with semiconductor devices;
3 forming a first wiring layer and a portion of a second wiring layer over the substrate;
4 opening a window through the first wiring layer and the portion of the second wiring
5 layer; and
6 forming a capacitor in the window, the capacitor having inner and outer charge-storage
7 electrodes that extend through the first wiring layer and the portion of the second wiring layer.

1 10. The process of claim 9, wherein the forming a capacitor with inner and outer
2 charge-storage electrodes is based on a single masked anisotropic etch.

1 11. The process of claim 9, wherein the forming a capacitor further comprises:
2 depositing material for the outer charge-storage electrode on the window;
3 depositing a dielectric layer on the outer charge-storage electrode; and
4 depositing material for the inner charge-storage electrode on the dielectric layer.

1 12. The process of claim 11, further comprising:
2 removing the deposited material for one of the charge-storage electrodes to form a gap
3 between a surface of the wiring layer farthest from the substrate and the one of the charge-
4 storage electrodes.

1 13. The process of claim 11, wherein the deposited dielectric layer has a dielectric
2 constant at least as high as the dielectric constant of one of Ta₂O₅, BaSrTiO₄, Al₂O₃, ZrO₂, and
3 HfO₂.

1 14. The process of claim 11, further comprising:
2 forming another wiring layer over the capacitor, one of interconnect wire and a metal
3 plug in the another wiring layer making physical contact with one of the charge-storage
4 electrodes.

1 15. The process of claim 9, further
2 forming a dielectric layer over the substrate; and
3 forming a metal plug through the dielectric layer, the metal plug contacting one of the
4 devices; and
5 wherein the forming a capacitor causes one of the charge-storage electrodes to contact the
6 plug.

1 16. The process of claim 9, wherein the forming a first wiring layer and a portion of a
2 second wiring layer produces at least two wiring layers.

1 17. A process for fabricating an integrated circuit with embedded memory cells,
2 comprising:
3 providing a substrate with semiconductor devices for logic circuits and for DRAM cells
4 in first and second physical regions, respectively;
5 fabricating a first and at least a portion of a second wiring layer over the substrate,
6 interconnect wire being absent from the wiring layers over the second regions; and
7 fabricating a capacitor with metal-based charge-storage electrodes that extends through
8 the first wiring layer and the portion of the second wiring layer over the second regions.

1 18. The process of claim 17, wherein the fabricated capacitor is a charge storage
2 device for one of the DRAM cells.

1 19. The process of claim 17, wherein the DRAM cell includes a metal-oxide-
2 semiconductor transistor, and the fabricating a capacitor couples one of the charge-storage
3 electrodes to one of a drain and a source of the transistor.

1 20. The process of claim 17, wherein the fabricating a capacitor further comprises:
2 opening a window through more than the first and portion of the second wiring layers;
3 depositing material for one of the charge-storage electrodes on the window;
4 depositing a dielectric layer on the one of the charge-storage electrodes; and
5 depositing material for another of the charge-storage electrodes on the dielectric layer.

1 21. The process of claim 20, further comprising:
2 removing the deposited material for one of the charge-storage electrodes to form a gap
3 between an outer surface of the wiring layer farthest from the substrate and the charge-storage
4 electrode from which the deposited material was removed.

1 22. The process of claim 17, further comprising:
2 forming another wiring layer over the capacitor, one of interconnect wire and a metal
3 plug in the another wiring layer making contact with one of the charge-storage electrodes.

1 23. The process of claim 17, wherein the fabricating a first wiring layer makes the
2 layer with a copper-based dual damascene process.

1 24. The process of claim 17, wherein the fabricating makes two wiring layers.